Designed, explored and simulated single stage, multi stage and pipelined architectures of CPU. Learned how principles of locality (spatial and temporal) are used in cache. Concept of virtual memory.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results