Designed, explored and simulated single stage, multi stage and pipelined architectures of CPU. Learned how principles of locality (spatial and temporal) are used in cache. Concept of virtual memory.